

LISTING OF THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Claim 1 (Original)

A power conversion circuit, comprising:

an unregulated isolated board mounted power module operable to convert a nominal input voltage into an intermediate bus voltage, the isolated board mounted power module being controlled in an open-loop; and

a plurality of tightly regulated point-of-load converters operable to convert the intermediate bus voltage into respective point-of-load voltages to power a respective number of loads.

Claim 2 (Original)

The power conversion circuit of claim 1, wherein the board mounted power module includes a primary open-loop inversion circuit, a primary bias circuit, a secondary synchronous rectification and filtering circuit, and a secondary bias circuit magnetically coupled to one another, the synchronous rectification and filtering circuit producing the intermediate bus voltage.

Claim 3 (Original)

The power conversion circuit of claim 2, wherein the primary open-loop inversion circuit includes a half-bridge controller IC and a pair of MOSFETS connected in a half-bridge configuration, the controller IC being operable to alternatively control the pair of MOSFETS with a 50% duty cycle.

Claim 4 (Original)

The power conversion circuit of claim 3, wherein the primary open-loop inversion circuit includes a timing resistor and a timing capacitor, a dead-time and a switching frequency of the

controller IC being adjustable in accordance with values of the timing resistor and the timing capacitor.

Claim 5 (Original)

The power conversion circuit of claim 4, wherein the switching frequency is determined by the formula

$$f_s = \frac{1}{2R_1C_2}, \text{ where } f_s \text{ is the switching frequency, } R_1 \text{ is the value of the timing resistor, and } C_2$$

is the value of the timing capacitor.

Claim 6 (Original)

The power conversion circuit of claim 3, wherein the pair of MOSFETS include DirectFETs.

Claim 7 (Original)

The power conversion circuit of claim 3, wherein the half-bridge controller IC may be run in at least two modes, one of the modes being a self-oscillating mode, another one of the modes being a synchronized mode.

Claim 8 (Original)

The power conversion circuit of claim 2, wherein the primary open-loop inversion circuit includes a full-bridge controller IC and two pairs of MOSFETS connected in a full bridge configuration, the controller IC being operable to alternatively control the two pair of MOSFETS with a 50% duty cycle.

Claim 9 (Original)

The power conversion circuit of claim 8, wherein the primary open-loop inversion circuit includes a timing resistor and a timing capacitor, a dead-time and switching frequency of

the full-bridge controller IC being adjustable in accordance with values of the timing resistor and the timing capacitor.

Claim 10 (Original)

The power conversion circuit of claim 9, wherein the switching frequency is determined by the formula

$$f_s = \frac{1}{2R_1C_2}, \text{ where } f_s \text{ is the switching frequency, } R_1 \text{ is the value of the timing resistor, and } C_2$$

is the value of the timing capacitor.

Claim 11 (Original)

The power conversion circuit of claim 8, wherein the two pairs of MOSFETS include DirectFETs.

Claim 12 (Original)

The half-bridge power conversion circuit of claim 8, wherein the full-bridge controller IC may be run in at least two modes, one of the modes being a self-oscillating mode, another one of the modes being a synchronized mode.

Claim 13 (Original)

A half-bridge controller IC for use with a power conversion circuit including an isolated unregulated board mounted power module operable to convert a nominal input voltage into an intermediate bus voltage; the board mounted power module being controlled in an open-loop; and a plurality of tightly regulated point-of-load converters operable to convert the intermediate bus voltage into respective point-of-load voltages to power a respective number of loads, the half-bridge controller IC comprising:

a biasing circuit to produce a bias voltage to operate the half-bridge controller IC;

under-voltage lock-out circuit operable to monitor a voltage on a power supply pin of the half-bridge controller IC;

an oscillator circuit to provide a timing signal having a 50% duty cycle;

a soft-start circuit to ensure that the duty cycle of the timing signal increases gradually from zero to the 50% duty cycle to ease in-rush current during start-up; and

high-side and low-side drivers to provide MOSFET driving signals to control a pair of MOSFETS connected to one another in a half-bridge configuration, the half-bridge controller IC alternatively controlling the MOSFETS with a 50% duty cycle.

Claim 14 (Original)

The half-bridge controller IC of claim 13, wherein the MOSFETS include a pair of DirectFETs.

Claim 15 (Original)

A power conversion circuit, comprising:

an unregulated isolated board mounted power module operable to convert a nominal input voltage into an intermediate bus voltage, the isolated board mounted power module being controlled in an open-loop, the unregulated isolated board mounted power module including a half-bridge controller IC, the half-bridge controller IC including a biasing circuit to produce a bias voltage to operate the half-bridge controller IC, under-voltage lock-out circuit operable to monitor a voltage on a power supply pin of the half-bridge controller IC, an oscillator circuit to provide a timing signal having a 50% duty cycle, a soft-start circuit to ensure that the duty cycle of the timing signal increases gradually from zero to the 50% duty cycle to ease in-rush current during start-up, and high-side and low-side drivers to provide MOSFET driving signals to control a pair of MOSFETS connected to one another in a half-bridge configuration, the half-bridge controller IC alternatively controlling the MOSFETS with a 50% duty cycle; and

a plurality of tightly regulated point-of-load converters operable to convert the intermediate bus voltage into respective point-of-load voltages to power a respective number of loads.

Claim 16 (Original)

The power conversion circuit of claim 15, wherein the board mounted power module includes a primary open-loop inversion circuit, a primary bias circuit, a secondary rectification and filtering circuit, and a secondary bias circuit, the primary open-loop inversion circuit being magnetically coupled to the secondary rectification and filtering circuit, the primary bias circuit being magnetically coupled to the secondary bias circuit, the secondary rectification and filtering circuit producing the intermediate bus voltage.

Claim 17 (Original)

The power conversion circuit of claim 16, wherein the primary open-loop inversion circuit includes a timing resistor and a timing capacitor, a dead-time and switching frequency of the controller IC being adjustable in accordance with values of the timing resistor and the timing capacitor.

Claim 18 (Original)

The power conversion circuit of claim 17, wherein the switching frequency is determined by the formula

$$f_s = \frac{1}{2R_1C_2}, \text{ where } f_s \text{ is the switching frequency, } R_1 \text{ is the value of the timing resistor, and } C_2$$

is the value of the timing capacitor.

Claim 19 (Original)

The power conversion circuit of claim 16, wherein the pair of MOSFETS include DirectFETs.

Claim 20 (Original)

The power conversion circuit of claim 16, wherein the half-bridge controller IC may be run in at least two modes, one of the modes being a self-oscillating mode, another one of the modes being a synchronized mode.

Claim 21 (Previously Presented)

The power conversion circuit of claim 4, wherein the switching frequency f_s is inversely proportional to $R1$, the value of the timing resistor, and $C2$, the value of the timing capacitor.

Claim 22 (Previously Presented)

The power conversion circuit of claim 9, wherein the switching frequency f_s is inversely proportional to $R1$, the value of the timing resistor, and $C2$, the value of the timing capacitor.

Claim 23 (Previously Presented)

The power conversion circuit of claim 17, wherein the switching frequency f_s is inversely proportional to $R1$, the value of the timing resistor, and $C2$, the value of the timing capacitor.

Claim 24 (Previously Presented)

The power conversion circuit of claim 13, wherein the board mounted power module includes a primary open-loop inversion circuit, a primary bias circuit, a secondary rectification and filtering circuit, and a secondary bias circuit, the primary open-loop inversion circuit being magnetically coupled to the secondary rectification and filtering circuit, the primary bias circuit being magnetically coupled to the secondary bias circuit, the secondary rectification and filtering circuit producing the intermediate bus voltage.

Claim 25 (Previously Presented)

The power conversion circuit of claim 24, wherein the primary open-loop inversion circuit includes a timing resistor and a timing capacitor, a dead-time and switching frequency of the controller IC being adjustable in accordance with values of the timing resistor and the timing capacitor.

Claim 26 (Previously Presented)

The power conversion circuit of claim 25, wherein the switching frequency is determined by the formula

$$f_s = \frac{1}{2R_1C_2}, \text{ where } f_s \text{ is the switching frequency, } R_1 \text{ is the value of the timing resistor, and } C_2$$

is the value of the timing capacitor.

Claim 27 (Previously Presented)

The power conversion circuit of claim 25, wherein the switching frequency f_s is inversely proportional to R_1 , the value of the timing resistor, and C_2 , the value of the timing capacitor.